

TDB-ACC-NO: NB8908403

DISCLOSURE TITLE: Single-Crystal Silicon Embedded With Insulated Conducting Wires

PUBLICATION-DATA: IBM Technical Disclosure Bulletin, August 1989, US

VOLUME NUMBER: 32

ISSUE NUMBER: 3B

PAGE NUMBER: 403 - 407

PUBLICATION-DATE: August 1, 1989 (19890801)

CROSS REFERENCE: 0018-8689-32-3B-403

DISCLOSURE TEXT:

In packaging technology, a generic problem is that the

packaging materials tend to have a different thermal expansion coefficient from that of silicon. Consequently, upon thermal cycling during operation a shear stress is exerted on those solder balls that join the chip and module, and fatigue failure of the balls occurs.

This problem limits the size of the chip since the magnitude of the shear depends on the chip size. In order to overcome this problem so that a large chip can be used in VLSI, there has been a long term effort to develop ceramics which have the same thermal

FIG.1A




FIG.1B



FIG.1C



FIG. 2A




FIG. 2B




FIG. 2C




FIG. 2D




FIG.1D




FIG.1E




FIG.1F




FIG. 2E




FIG. 2F





FIG. 2G



	Document ID	Kind Codes	Source	Issue Date	Pages	
1	JP 2001223249		JPO	20010817	9	WAFI
2	JP 2001144150		JPO	20010525	9	WAFI
3	JP 10162613 A		JPO	19980619	8	LIGI
4	JP 09237826 A		JPO	19970909	8	ELEX
5	JP 01179353 A		JPO	19890717	4	MANI
6	EP 628644 A2	A2, A3	EPO	19941214	24	Imp.
	NB8908403		IBM TDB	19890801	1	Sin

Procedure
of construction
of wire

TDB-ACC-NO: NB8908403

DISCLOSURE TITLE: Single-Crystal Silicon Embedded With
Insulated Conducting

Wires

PUBLICATION-DATA: IBM Technical Disclosure Bulletin,
August 1989, US

VOLUME NUMBER: 32

ISSUE NUMBER: 3B

PAGE NUMBER: 403 - 407

PUBLICATION-DATE: August 1, 1989 (19890801)

CROSS REFERENCE: 0018-8689-32-3B-403

DISCLOSURE TEXT:

- In packaging technology, a generic problem
is that the

packaging materials tend to have a different thermal
expansion

coefficient from that of silicon. Consequently, upon
thermal cycling

during operation a shear stress is exerted on those
solder balls that

join the chip and module, and fatigue failure of the
balls occurs.

This problem limits the size of the chip since the
magnitude of the

shear depends on the chip size. In order to overcome
this problem so

that a large chip can be used in VLSI, there has been a
long term

effort to develop ceramics which have the same thermal
expansion

coefficient as that of silicon. However, the material
which has the

best match of expansion coefficient with silicon is
silicon itself.

- In order to use silicon as a packaging

material, it must be

possible to lay conducting wires and vias within it, same as with the multi-layered ceramic (MLC) substrates used today. To achieve this,

a method is described to construct a three-dimensional network of insulated conducting lines within a single-crystal silicon. The procedure for the construction of a wire is illustrated in Figs. 1A - 1F, and of a via in Figs. 2A - 2G. ***** SEE ORIGINAL DOCUMENT *****

Wire Construction

A line trench 10 is first etched in silicon layer 12. Fig. 1A shows the trench 10 (the cross-section of a line) having a lining 14 comprised of SiO₂/Si₃N₄/SiO₂.

Fig. 1B shows the conformal deposition of a conducting material 16, such as W containing about 5 at. % of Si, or W-Si₂ containing about 5 at. % excess Si.

Fig. 1C shows planarization of the surface by chemical and mechanical polishing and etching away the excess W alloy or silicide.

Fig. 1D shows oxidation of the W alloy or silicide to produce a thick layer 18 of SiO₂ on top of the line 20. Because SiO₂ is thermodynamically more stable than the oxides of W, it will form on

the surface of the line. The composition of Si in the W alloy or silicide line 20 is chosen so that a thick SiO₂ layer 18 can grow on the wire surface.

Fig. 1E shows that by chemical etching, the oxide and nitride on the Si surface are removed. Because the oxide 18 on the line is thick, a layer of SiO₂ will survive the etching and insulate wire 20.

Fig. 1F shows that by epi-Si and SOI (Si on Insulator) growth, a Si layer 22 can be grown on the wire in a single

crystal Si
environment.

- This procedure can be repeated to produce a
second layer of

wires. Nevertheless, vias or through-holes are needed
between them
for interconnection.

- Via Construction: Fig. 2A shows the growth or
deposit of a
thick thermal SiO₂ layer 24 on the surface of Si layer
26. By

lithographic patterning, via hole 28 is opened in the
oxide by

etching, after which reactive ion etching is used to
drill a via in
the Si 26. Drilling stops at the bottom oxide surface
of the via.

Fig. 2B shows the growth of a sidewall oxide 30 on the
via. Some

oxide growth will occur simultaneously on the surface
as well as on

the bottom via surface. Fig. 2C shows that by reactive
ion etching

(RIE) the oxide on the bottom surface of the via can be
removed. This

etching will remove an equal thickness of the oxide on
the top

surface. Since it is thicker, a layer 32 of oxide
remains on the top

surface after etching. Due to the directional effect of
RIE, the
sidewall oxide of the via will not be etched away. In.

Fig. 2D, the
via is filled by selective deposition of W (or WSi₂),

i.e., the W

grows only on the W (or WSi₂) surface but not on the
SiO₂ surface,

resulting in a via surface 34 that is planar with its
surrounding. In

Fig. 2E, the oxide on the Si surface is etched away and
an epi-Si

layer 36 is grown over Si layer 26. At the same time,
silicide and

poly-Si region 37 will grow over the via. The epi-Si
has a

thickness the same as the wire thickness.

- Fig. 2F shows that when a line trench 38 is

1 etched over the
via, the silicide and poly-Si 37 over the via are removed. The poly-

5 Si can be etched selectively to form an extended via
hole by using an
etchant which attacks epi-Si and poly-Si at different rates. Fig. 2G

shows that a lining 40 of $\text{SiO}_2/\text{Si}_3\text{N}_4/\text{iO}_2$ is formed on the second

10 trench. Laser etching or RIE is used to remove the very thin oxide

just over the via before filling the second level trench with W alloy

15 or silicide again. W or WSi_2 can be used as conducting materials in this process.

Other conductors also can be used, but they must have a melting point higher than the processing temperatures involved.

20 For example,

Al is not good since its melting point is lower than that (1050°C)

used to grow epi-Si. Also, the conductor must be stable with SiO_2

25 which is the isolating material used here. For example, Ti is not a

good choice since it decomposes SiO_2 upon annealing above 400°C . For

30 the same reason, when a Ti-Si alloy is oxidized, it is the oxide of

Ti rather than SiO_2 that will form preferentially on the surface.

Therefore, only certain transition metals, such as W, Mo, Pt, Co,

35 etc., can be used. Transition metal silicides and noble metals, such

as Au and Cu containing a few percent of excess Si, are generally suitable.

40 Thermal stress in the line upon heating and cooling must be addressed. From this viewpoint, the best conducting line in Si is

made of heavily doped poly-Si, provided that its conductivity is good

45 enough for general purpose application. The stress problem is handled

by adding a few percent of Si into the metal conductor, such as W.

The Si is needed to form SiO₂ on the line surface for isolation.

When Si atoms diffuse to the surface to form an oxide,

vacancies diffuse back into the metal (or silicide) to form voids.

These voids will cushion the stress in the line, in particular the

compression stress which is more serious since it may crack the oxide

coating. Another technique to reduce the stress effect is to unfill

a small part of the trench during deposition by making use of the

shadow of the trench wall. The unfilled part again provides a

cushion space for stress relief.

In planarizing the via, selective W deposition has been used.

It is a simple and available technique. On the other hand, this

technique has not been developed for other metals.

Nevertheless, in filling a via the procedure of filling a trench, as has been

disclosed here, can be followed.

An important question about high density packing of conducting lines is how to achieve effective heat dissipation.

Since cooling of a chip is necessary, one side of a Si wafer can be used to build

active devices and the other side (the back side) of the wafer can

be used for packaging purposes. In fact, wafers can be stacked one

on top of the other and joined by solder joints. For packaging

purposes, the quality of the epitaxial Si layer is not as critical as

that in the active side. In other words, some polycrystalline Si

grains in the epi-Si layer are tolerable.

In device applications, for example, in a multi-layer SOI

1 technology, a random-access memory chip can be built in such a way

that peripheral circuits are located over the cell array to save the

5 chip area (*). In such applications both vertical and horizontal

wires in between two silicon layers are needed for interconnections.

10 The method disclosed here for making insulated wires in single-crystal Si is useful in multi-layer SOI technology.

Reference: * C. L. Cohen, "LSI in 3-D Coming Soon,"

15 Electronics Week, 16-17 (April 8, 1985).

SECURITY: Use, copying and distribution of this data is subject to the

restrictions in the Agreement For IBM TDB Database and Related Computer

20 Databases. Unpublished - all rights reserved under the Copyright Laws of the United States. Contains confidential commercial information of IBM exempt

25 from FOIA disclosure per 5 U.S.C. 552(b)(4) and protected under the Trade Secrets Act, 18 U.S.C. 1905.

COPYRIGHT STATEMENT: The text of this article is

Copyrighted (c) IBM

30 Corporation 1989. All rights reserved.

PURPOSE: To improve mass productivity and reliability by forming a conductive path composed of the simple substance or complex of an interstitial nitride into a ceramic substrate obtained by sintering aluminum nitride and onto the surface of a sintered body.

CONSTITUTION: TiN paste in which polyvinyl butyral as a binding agent and isopropyl alcohol as a solvent are added to titanium nitride (TiN) is prepared. The molded form 5 of aluminum nitride (AlN) is formed, and conductive paths 2a, 2b are printed onto the surface of the molded form 5 by the TiN paste and dried. A molded form 6 in which $Y < SB > 2 < /SB > 0 < SB > 3 < /SB >$ is added to AlN as a sintering assistant is shaped, and a plurality of conductive holes 6a are worked and the molded form 6 is superposed. Conductive paths 3a, 3b are printed by using the TiN paste, and dried. The whole is compressed in the thickness direction and unified, degreasing treatment is executed, and the whole is baked in a nitrogen atmosphere, thus acquiring a substrate, which is bonded firmly with a ceramic substrate, has the conductive paths having excellent oxidation resistance and has superior mass productivity and high reliability.

COPYRIGHT: (C) 1990, JPO&Japio

Details Text Image HTML FULL

	Document ID	Kind Codes	Source	Issue Date	Pages	
1	JP 08306483 A		JPO	19961122	6	COOL
2	JP 04233187 A		JPO	19920821	1	CER
3	JP 04233186 A		JPO	19920821	1	CER
4	JP 02082641 A		JPO	19900323	3	CER
5	JP 02082598 A		JPO	19900323	4	MANI
6	JP 01230295 A		JPO	19890913		MANI
7	JP 01230294 A		JPO	19890913		MANI

Details Text Image HTML

特開平2-82641 (S)

図1図、図2図は本発明で使用するTiNペーストの印刷パターンおよびAlNの成形体の平面図、図3図は本発明によるセラミック多層基板の平面図、図4図は本発明および従来例の断面図である。

1...セラミック基板、2a、2b、3a、3b...導電路、4...導通孔、5、6...酸化アルミニウム成形体、6a...導通孔。




図2図

特許出願人 松下電器産業株式会社

代理人 鳥居 隆




図3図





図4図



-231-

Details Text Image HTML Full

for
09/673953

ABSTRACT:

PURPOSE: To improve mass-productivity, realize complete coupling with a sintered Si<SB>3</SB>N<SB>4</SB> board and improve reliability by a method wherein layers of mixture of AlN, zirconium oxide and organic material and layers of mixture of AlN and organic material are alternately printed a plurality of times on the sintered Si<SB>3</SB>N<SB>4</SB> board and baked.

CONSTITUTION: Layers of insulator material and layers of material converted into conductor by the reaction at the time of baking are alternately printed a plurality of times on a sintered silicon nitride ceramic board 7 and baked. The insulator material printed on the surface of the ceramic board is composed of mixture of aluminum nitride and organic material. The material converted into conductor by the reaction at the time of baking is composed of a mixture of aluminum nitride, zirconium oxide and organic material. When the mixing ratio of aluminum nitride and zirconium oxide in the mixture of aluminum nitride, zirconium oxide and organic material is expressed by (AlN)<SB>x</SB>(ZrO<SB>2</SB><SB>1-x</SB>, zirconium nitride enough to provide a conductivity is made of the mixture having the composition (x)=0.2-0.9.

COPYRIGHT: (C) 1990, JPO&Japio

FULL

	Document ID	Kind Codes	Source	Issue Date	Pages	
1	JP 08306483 A		JPO	19961122	6	COO
2	JP 04233187 A		JPO	19920821	1	CER
3	JP 04233186 A		JPO	19920821	1	CER
4	JP 02082641 A		JPO	19900323	3	CER
5	JP 02082598 A		JPO	19900323	4	MAN
6	JP 01230295 A		JPO	19890913		MAN
7	JP 01230294 A		JPO	19890913		MAN

特開平2-82598 (3)

導電性を形成する物質は焼成と同時に生成しており、第1ペーストA層および第2ペーストA層10との結合性も充分で、合金に一体化していた。また、この導電層12a、12b、13aおよび13bを形成する物質はセラミックスであるため、耐食性が高く、耐酸化性においても通常で500℃、8時間の焼成を行っても酸化は認められなかった。なお、本発明例では、2層型のペーストAおよびBを形成するための材料としてポリビニルブタールを用いたが、他の樹脂を用いてもよく、また、導電にインプロビアルコールを用いたが、他の樹脂を用いてもよい。

また、AlNの原料品として酸化イットリウムを添加したが、他の可溶性酸塩類を添加しても、また加えなくても本発明が有効であることには変わりない。

一方、導電層12a、12b、13aおよび13bを形成する物質が生成するAlNとZrO₂の組成比は、モル比でAlN:ZrO₂=3:1で最もよく、従って、AlN:ZrO₂=3:1の組成で配合した混合物を導

電層に用いるのが最も有効であるが、(AlN)₃(ZrO₂)₁で配合した時にx=0.2-0.9の組成の混合物で導電性を有するのに十分な酸化ジルコニウムが生成する。例えば、x=0.3では酸化ジルコニウムの生成量は約33重量%である。しかし、x>0.5では酸化ジルコニウムの生成量が十分でなく、十分な導電性を得にくい。

〔発明の効果〕

以上説明したように、本発明によれば、AlNの焼結したセラミック層の表面に、AlNと有機物質の混合物の層と、AlNとZrO₂と有機物質の混合物の層を交互に層叠印刷した層、形成することにより、導電層の焼成と導電層の厚さが同時に保たれるため、印刷中に乾燥を要する必要がなくなり、生産性が著しく向上する。また、形成される導電層はセラミックスであり、導電性と絶縁性であるAlNの両方が同時に得られるため、導電の割合は高くなるものとなる。従って、セラミックスの導電性を有する耐食性、耐酸化性がよく、導電性のセラミック多層基板が得られる。

4. 装置の概略図


第1図は本発明によるセラミック多層基板の断面図、第2図は本発明によるセラミック多層基板における各層の印刷パターンを示す平面図、第3図は本発明の一実施例によるセラミック多層基板の導電層を示す平面図、第4図は従来の製造方法によるセラミック多層基板の断面図である。

1...セラミック基板、2...第1層、2a...空隙、3、5、12a、12b、13a、13b...導電層、4...導電層、5...第2層、6...第1ペーストA層、7...第1ペーストBパターン、8...第2ペーストA層、9...第2ペーストBパターン、10...第2ペーストBパターン、11...第2ペーストBパターン。


特許出願人 松下電器産業株式会社

代理人 鳥居 啓

第1図



第2図



US-CL-CURRENT: 264/680,427/96 ,428/901

ABSTRACT:

PURPOSE: To improve mass productivity, and obtain high reliability, by performing baking after a plurality of layers of material turning to conductor by reaction at the time of baking, and a plurality of layers of material being insulator are alternately printed on a sintered body of silicon nitride.

CONSTITUTION: On a sintered body 11 of silicon nitride, paste A12 is screen-printed on the whole surface, and dried at 150deg:C. After drying, thereon, paste B13 is screen-printed in a pattern as shown by (a), and dried in the same manner. After drying, thereon, paste A14 is screen-printed in a pattern as shown by (b), and dried in the same manner. After drying, thereon, paste B15 is printed in a pattern as shown by (c), and dried in the same manner. After this laminated body is degreased, baking is performed at 1800deg:C for two hours in a nitrogen atmosphere. The silicon nitride ceramic multilayer board obtained in this manner has a perfectly high conductivity in the printed part of paste B after baking. Since the material constituting a conducting channel is ceramics, the durability is high, and the oxidation resistance is large.

COPYRIGHT: (C) 1989, JPO&Japio


Details Text Image HTML FULL

	Document ID	Kind Codes	Source	Issue Date	Pages	
1	JP 08306483 A		JPO	19961122	6	COO
2	JP 04233187 A		JPO	19920821	1	CER
3	JP 04233186 A		JPO	19920821	1	CER
4	JP 02082641 A		JPO	19900323	3	CER
5	JP 02082598 A		JPO	19900323	4	MAN
6	JP 01230295 A		JPO	19890913	4	MAN
7	JP 01230294 A		JPO	19890913		MAN
8	-----					


Details Text Image HTML

特開平1-230295 (4)

第 3 図



第 4 図



Details Text Image HTML Full

U.S. Patent

Apr. 2, 2003

Sheet 4 of 6

US 6,365,242 B1




Fig. 5




Fig. 6

Find what: 33

Find Next

Area

Direction

Match word

Look in

☐ All☐ Up☐ Whole☐ Left☐ Grid

Cancel

☐ Sel/Cur☐ Down☐ East☐ Right☐ Documents☐ Match case

first glass substrate 33, second glass substrate 35, low pressure or evacuated space 37 between substrates 33 and 35, pillars 39 for spacing the substrates 33, 35 from one another and supporting them, optional pump out tube 41 disposed in a hole or aperture formed in substrate 33 for evacuating space 37, and peripheral or edge seal 43, 51 that hermetically seals low pressure space or cavity 37 between substrates 33, 35. Hermetic edge seal 51 prevents air from entering space 37 and keeps the vacuum therein. Seal 43, 51 is located in approximately the same peripheral location as seal 4 shown in FIG. 2. Reference numerals 43 and/or 51 may be used herein to refer to this peripheral or edge seal.

(6) IG units 31 according to different embodiments of this invention may be used as residential or commercial windows. The evacuation of space 37 eliminates heat transport between glass substrates 33 and 35 due to gaseous conduction and convection. In addition,

FIGURE 12

FIGURE 12



FIGURE 13A



FIGURE 15A



FIGURE 13B





FIGURE 13C



88
1952 1953




FIGURE 15C




FIGURE 13D




FIGURE 15D




FIGURE 14A



FIGURE 14E

(37) Next, as shown in FIG. 13D, the substrate alignment member 50 can be attached to the ball retaining plate 42. One method of attachment is by forming an adhesive layer 96 out of silicone

Eric J. Jakola, both of Kanata, all of
(CA)

6,000,255 A 3/2000 Ikeya
6,075,255 A 6/2000 Liao et al.

* cited by examiner

Signee: Nortel Networks Limited, St. Laurent
(CA)

Primary Examiner—Khien Nguyen
(37) **ABSTRACT**

Subject to any disclaimer, the term of this
patent is extended or adjusted under 35
U.S.C. 154(b) by 0 days.

The present invention relates to a socket
in particular, high speed ICs in BGA pac-
of holding an IC package in the test socket
resilient conductive test pads positioned
array to match an array of spherical con-
of a BGA package. The BGA package is
pads by the use of holes centered on the
the spherical contacts are seated. The test
with two flexible seals on the top of
encircle the test pads. The flexible seals
surface of a support and a socket lid,
cavity to which a vacuum is applied. There-
by compressed pulling the socket lid
ing the IC package leads into contact w

pl. No.: 09/739,896

Id: Dec. 20, 2000

Cl. 7: H01R 12/00

Cl. 439/70; 439/331


Id of Search: 439/68, 70, 71,
439/330, 331

References Cited

U.S. PATENT DOCUMENTS

969 A * 12/1977 Dean


25 Claims, 2 Drawing S



square opening 24 defined in it.

The opening 24 surrounds a plurality of
conductive test pads 16 on the top
surface of the substrate 10. The conductive
test pads 16 are comprised of a
resilient conductive material which will
deform when subject to compressive
force and then return to its former shape
when the compressive force is
removed. An example of such a material is an
electrically conductive elastomer
which may be screen printed onto the surface
of the substrate 10 prior to
assembly of the support 14 to the substrate
10 and is typically in the range of
0.25 millimeters to 0.50 millimeters in
thickness. Other possible materials
include polycarbonates and conductive
thermoplastic compounds. Preferably, the
material from which conductive test pads 16
are constructed may be removed and
replaced when it is damaged avoiding the need
to replace the entire substrate
10. The conductive test pads 16 depicted in
FIG. 1 are circular in shape
however, other geometries of conductive test
pads 16, such as square shaped
pads, may be used.

(7) The conductive test pads 16 have holes
30 through their centers,
preferably extending through both conductive
test pads 16 and substrate 10.
The holes 30 may or may not be conductively
plated within the substrate 10.
Between the conductive test pads 16 and the



US-PAT-NO: 4385434

DOCUMENT-IDENTIFIER: US 4385434 A

TITLE: Alignment system

----- KWIC -----

Detailed Description Text - DETX (24):

Further, although mechanical drives have been illustrated, any other type of drive mechanism may be used. For example, a truss structure 80 may be formed in platen 12c, FIG. 10, having a plurality of beams 82 running in both directions across the bottom of platen 12c separated by holes or bays 84, as shown in FIG. 11. Heat, which may be applied for example by a heat source 86 consisting of a laser beam, may be used to strike selected ones of beams 82 to cause them to expand and deform selected zones on the platen and wafer. The truss structure 80 with bays 84 separating trusses 82 helps to confine the thermal energy paths along the trusses to enable a measure of directionality and control to be exercised over the thermal expansion. Alternatively, heating and cooling may be applied by heaters or Peltier devices applied to or embedded in the truss structure 80c, such as in FIG. 11, wherein heaters 88 are attached directly to trusses 82.

Details Text Image HTML KWIC

	Document ID	Kind Codes	Source	Issue Date	Pages	
29	US 5401359 A		USPAT	19950328	8	Dry
30	US 5269146 A		USPAT	19931214	7	The
31	US 5231291 A		USPAT	19930727		Waf
32	US 5227862 A		USPAT	19930713		Pro
33	US 5220171 A		USPAT	19930615		Waf
34	US 5193347 A		USPAT	19930316		Hell
35	US 4385434 A		USPAT	19830531	10	All

Details Text Image HTML

United States Patent (19)

Zehnpfennig et al.

4,385,434
May 31, 1983

[54] ALIGNMENT SYSTEM
[75] Inventors: Theodore F. Zehnpfennig, Wayland; Giuseppe Aurilio, Arlington, both of Mass.


4,323,626 3/1982 Kawashima 150/492.1
Primary Examiner—L. Dewayne Rutledge
Assistant Examiner—David A. Hoy
Attorney, Agent, or Firm—Joseph S. Iandiorio

[73] Assignee: VLSI Technology, Inc., Burlington, Mass.
[21] Appl. No.: 271,786
[22] Filed: Jun. 8, 1981
[31] Int. Cl.: A61K 27/02; H01L 7/00
[52] U.S. Cl.: 29/876 B; 250/492.2
[56] Field of Search: 29/377 R, 389, 464, 29/376 B, 576 R; 250/492 A

[57] **ABSTRACT**
An alignment system for realigning one portion of an integrated circuit wafer relative to another portion of the same wafer including: a support member for mounting a wafer to be realigned and having a plurality of laterally disposed zones; and means for selectively, laterally deforming the zones of the support member for realigning corresponding portions of a wafer mounted on the support member.

References Cited
U.S. PATENT DOCUMENTS
3,875,416 4/1975 Splinter 29/377 X

20 Claims, 11 Drawing Figures



Details Text Image HTML Full

hro

09/673953

U.S. Patent

June 15, 1993

Sheet 7 of 15

5,220,171

portion of the heat produced as a result of the X-ray irradiation is diffused over the X-Y plane. Consequently, a heat flow of a heat flow density of about 1000 W/m.sup.2 impinges on the heat receiving side (Peltier device 104 side) of the heat pipe 105.

Detailed Description Text - DETX (47):

Like the third embodiment, also with the structure of the present embodiment it is possible to reduce the displacement of the attracting block 101 to be caused as a result of the exposure operation. Further, since it is sufficient that the temperature sensor 119 is provided between the wafer and the Peltier device 304, in the present embodiment it may be provided on the heat pipe 305.

Detailed Description Text - DETX (51):

In a portion of the outside surface of a first constituent element 402.sub.1, a wafer attracting surface 401 is formed. In a portion of the outside surface of a third constituent element 402.sub.3, a Peltier device 404 is mounted. In the present embodiment, the bottom face of the wafer attracting surface 401 of the first constituent element 402.sub.1 provides a heat receiving surface, while




FIG. 7

Details Text Image HTML KWIC

	Document ID	Kind Codes	Source	Issue Date	Pages	
29	US 5401359 A		USPAT	19950328	8	Dry
30	US 5269146 A		USPAT	19931214	7	The
31	US 5231291 A		USPAT	19930727		Waf.
32	US 5227862 A		USPAT	19930713		Pro.
33	US 5220171 A		USPAT	19930615	27	Waf.
34	US 5193347 A		USPAT	19930316	12	Hel
35	US 4385434 A		USPAT	19830531	10	Al

Details Text Image HTML

Details Text Image HTML Full

US-PAT-NO: 5231291

DOCUMENT-IDENTIFIER: US 5231291 A

TITLE: Wafer table and exposure apparatus with the same

----- KWIC -----

Detailed Description Text - DETX (2):

FIG. 1 schematically illustrates a step-and-repeat type exposure apparatus with a wafer table, according to an embodiment of the present invention. In FIG. 1, denoted at 1 is exposure radiation energy such as light or X-rays, for example, supplied from an exposure radiation source 100; at 2 is a shutter for defining a desired exposure time; at 3 is a mask and at 4 is a wafer. The mask 3 and the wafer 4 are opposed to each other and are substantially parallel to an X-Y plane, with a small gap maintained therebetween. The irradiation of the mask 3 and the wafer 4 with the exposure radiation energy 1 is controlled by opening/closing the shutter 2. Denoted at 5 is a wafer table for holding the wafer 4 thereon. The wafer table is provided with vacuum grooves 6 for holding by vacuum the wafer 4 on its wafer holding surface, a Peltier device 7 effective to transmit the thermal energy produced inside the wafer table by the exposure radiation rays 1 to a constant temperature water

side a flow

	Document ID	Kind Codes	Source	Issue Date	Pages	
29	US 5401359 A		USPAT	19950328	8	Dry
30	US 5269146 A		USPAT	19931214	7	The
31	US 5231291 A		USPAT	19930727	12	Waf
32	US 5227862 A		USPAT	19930713	79	Pro
33	US 5220171 A		USPAT	19930615	27	Waf
34	US 5193347 A		USPAT	19930316	12	Hel
35	US 4385434 A		USPAT	19830531	10	Ali

Details Text Image HTML

U.S. Patent

July 27, 1993

Sheet 1 of 4

5,231,291




FIG. 1

Details Text Image HTML Full

US-PAT-NO: 6215545

DOCUMENT-IDENTIFIER: US 6215545 B1

TITLE: Substrate processing apparatus

----- KWIC -----

Detailed Description Text - DETX (33):

In the example shown in FIG. 7, a wafer W is cooled by water whose temperature is kept constant, the water being circulated in a circulation path (not shown) of the cooling table 152. Alternatively, the cooling table 152 may have a Peltier device so as to cool the wafer W.

U.S. Patent

Apr. 10, 2001

Sheet 7 of 8

US 6,215,545 B1




FIG. 7




FIG. 8

Details Text Image HTML KWIC

	Document ID	Kind Codes	Source	Issue Date	Pages	
24	US 6215545 B1		USPAT	20010410	17	Sub
25	US 6094268 A		USPAT	20000725	74	Pro
26	US RE36242 E		USPAT	19990629	13	Heli
27	US 5894341 A		USPAT	19990413	29	Exp
28	US 5714791 A		USPAT	19980203	9	On-
29	US 5401359 A		USPAT	19950328	8	Dry
30	US 5269146 A		USPAT	19931214	7	The

US-PAT-NO: 6215545

DOCUMENT-IDENTIFIER: US 6215545 B1

TITLE: Substrate processing apparatus

----- KWIC -----

Detailed Description Text - DETX (33):

In the example shown in FIG. 7, a wafer W is cooled by water whose temperature is kept constant, the water being circulated in a circulation path (not shown) of the cooling table 152. Alternatively, the cooling table 152 may have a Peltier device so as to cool the wafer W.

Details Text Image HTML KWIC

	Document ID	Kind Codes	Source	Issue Date	Pages	
24	US 6215545 B1		USPAT	20010410	17	Sub
25	US 6094268 A		USPAT	20000725	74	Pro
26	US RE36242 E		USPAT	19990629	13	Heli
27	US 5894341 A		USPAT	19990413	29	Exp
28	US 5714791 A		USPAT	19980203	9	On-
29	US 5401359 A		USPAT	19950328	8	Dry
30	US 5269146 A		USPAT	19931214	7	The



US06215545B1

(12) United States Patent
Matsuyama

(10) Patent No.: US 6,215,545 B1
(45) Date of Patent: Apr. 10, 2001

(54) SUBSTRATE PROCESSING APPARATUS

5,972,110 * 10/1999 Akimoto 118/32

(75) Inventor: Yuji Matsuyama, Kumamoto-ken (JP)

FOREIGN PATENT DOCUMENTS

10-144763 5/1996 (JP)

(73) Assignee: Tokyo Electron Limited (JP)

* cited by examiner

(*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.

Primary Examiner—Russell Adams
Assistant Examiner—Hong Henry Nguyen
(74) Attorney, Agent, or Firm—Rader, Fishman & Greer

(21) Appl. No.: 09/359,384

(37)

(22) Filed: Jul. 23, 1999

(30) Foreign Application Priority Data

Int. No. 1998 (JP) 10-225239

(51) Int. Cl. G03B 27/52; G03B 27/32; G03C 5/00; B05C 11/02


(52) U.S. Cl. 355/30; 355/27; 355/611; 118/52

(53) Field of Search 355/27-29, 30; 396/611, 624; 414/410, 414, 142, 222-225; 118/52, 56, 66, 666-668

(56) References Cited
U.S. PATENT DOCUMENTS
5,664,324 * 9/1997 Okura et al. 396/612
5,763,745 * 6/1998 Horne 356/345
5,826,120 * 10/1998 Hsu et al. 396/611
5,876,280 * 3/1999 Kikano et al. 424/187

ABSTRACT
A first conveying unit, a second conveying unit, and a third conveying unit, each of which conveys a wafer, are disposed in parallel in a wafer processing unit. A first heat treatment unit group and a second heat treatment unit group are oppositely disposed with respect to the first conveying unit. A third heat treatment unit group and a fourth heat treatment unit group are oppositely disposed with respect to the second conveying unit. A developing process unit group and a resist coating unit group are oppositely disposed with respect to the second conveying unit. A first transferring table is disposed between the first conveying unit and the second conveying unit. A second transferring table is disposed between the second conveying unit and the third conveying unit. Since the second conveying unit conveys a wafer among the developing process unit group, the resist coating unit group, and each transferring table, thermal variation of the film thickness of a film of processing solution can be suppressed.

19 Claims, 8 Drawing Sheets



US-PAT-NO: 6332322

DOCUMENT-IDENTIFIER: US 6332322 B1

TITLE: Electronic device having a thermally isolated element

----- KWIC -----

Detailed Description Text - DETX (70):

The characteristics of the thin film-shaped Peltier device vary from chip to chip, from wafer to wafer, and from lot to lot. Therefore, the thin film-shaped Peltier device can be used when it is not required to very precisely control the temperature of the functional material 306 at a set value or when the amount of heat generated by the functional material does not vary greatly.

U.S. Patent

Dec. 25, 2001

Sheet 4 of 10

US 6,332,322 B1




FIG. 4A




FIG. 4B




FIG. 4C

	Document ID	Kind Codes	Source	Issue Date	Pages	
	US 6332322 B1		USPAT	20011225	21	Ele
23	US 6287435 B1		USPAT	20010911	29	Metl
24	US 6215545 B1		USPAT	20010410	17	Sub:
25	US 6094268 A		USPAT	20000725	74	Pro
26	US RE36242 E		USPAT	19990629	13	Hel
27	US 5894341 A		USPAT	19990413	29	Exp
28	US 5714791 A		USPAT	19980203	9	On-

US-PAT-NO: 6399926

DOCUMENT-IDENTIFIER: US 6399926 B2

TITLE: Heat-treating apparatus capable of high temperature uniformity

----- KWIC -----

Detailed Description Text - DETX (36):

In the aforementioned embodiments, the description has covered a case where the heat treatment apparatus is to heat the substrate. The present invention is however applicable also to a case of cooling the substrate by using a cooler using an isothermal cooling water jacket or a Peltier device in place of the heater contained in the heat treatment apparatus. While a photomask for semiconductor has been used as an example for description in the aforementioned embodiments, the invention is applicable also to a semiconductor wafer or a liquid crystal panel requiring high-accuracy heat treatment of the substrate.

Details Text Image HTML KWIC

	Document ID	Kind Codes	Source	Issue Date	Pages	
21	US 6399926 B2		USPAT	20020604	13	Hea
22	US 6332322 B1		USPAT	20011225	21	Ele
23	US 6287435 B1		USPAT	20010911	29	Met
24	US 6215545 B1		USPAT	20010410	17	Sub
25	US 6094268 A		USPAT	20000725	74	Pro
26	US RE36242 E		USPAT	19990629	13	Hell
27	US 5894341 A		USPAT	19990413	29	Exp



US006399926B2

(12) United States Patent
Takano et al.(10) Patent No.: US 6,399,926 B2
(45) Date of Patent: Jun. 4, 2002

(54) HEAT-TREATING APPARATUS CAPABLE OF HIGH TEMPERATURE UNIFORMITY

(75) Inventors: Mikihito Takano; Osamu Katada, both of Kawasaki (JP)

(73) Assignee: Sigmamelter Ltd., Kawasaki (JP)

(*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.

(21) Appl. No.: 09/817,743

(22) Filed: Mar. 27, 2001

(30) Foreign Application Priority Data

Apr. 3, 2000 (JP) 2000-137857

Jul. 21, 2000 (JP) 2000-24655

(51) Int. Cl. H05B 1/02

(52) U.S. Cl. 219/497; 219/485; 219/486; 219/121.43; 118/725

(56) Field of Search 219/497; 503; 483; 485; 158/245; 118/724; 725; 307/36-41

(56) References Cited

U.S. PATENT DOCUMENTS

4,919,614 A * 4/1990 Kitagawa et al. 432/259

FOREIGN PATENT DOCUMENTS

JP "005447 1/1995
JP 721,628 8/1995
JP 728,453 10/1995


* cited by examiner

Primary Examiner—Mark Paschall
(74) Attorney, Agent, or Firm—Stavara, Davis, Miller & Motter, LLP

(57) ABSTRACT

A heat treatment apparatus permits manufacture of a high-accuracy resist pattern by reducing a temperature difference within a substrate surface in the transition state of heating or cooling the substrate and the steady state. The heat treatment apparatus includes a thermal plate having a main surface containing a first area on which the substrate is to be placed and a second area surrounding the first area, heat capacity per unit area in the second area of the main surface being smaller than heat capacity per unit area in the first area of the main surface; and a temperature control element for controlling temperature of the thermal plate in accordance with applied current.

24 Claims, 7 Drawing Sheets



DOCUMENT-IDENTIFIER: US 20020158328 A1

TITLE: Ceramic substrate for semiconductor fabricating device

----- KWIC -----

Brief Description of Drawings - Table CWU - DRTL (1):

1 Explanation of Symbols 1, 11, 63 ceramic substrate 2, 22, 32a, 32b chuck
 positive electrostatic layer 3, 23, 33a, 33b chuck negative electrostatic layer
 2a, 3a semicircular arc part 2b, 3b combteeth-shaped part 4 ceramic dielectric film
 5, 12, 25, 61 resistance heating element 6, 13, 18 external terminal 7 metal wire
 8 Peltier device 9 silicon wafer 10 ceramic heater 14 bottomed hole 15 through hole
 16, 17, 19 conductor-filled through hole 20, 30, 101, 201, 301, 401 electrostatic chuck
 25a metal covering layer 35, 36 blind hole 41 supporting case 42 coolant outlet 43 inhalation duct
 44 coolant inlet 45 heat insulator 62 chuck top conductor layer 65 guard electrode
 66 ground electrode 66a non-electrode formed area 67 groove 68 suction hole 501 wafer prober

Details Text Image HTML KWIC

	Document ID	Kind Codes	Source	Issue Date	Pages	
1	US 20020158328		US-PGPUB	20021031	28	Ceran
2	US 20010002918		US-PGPUB	20010607	15	Surfa
3	US 6507006 B1		USPAT	20030114	21	Ceran
4	US 6464393 B2		USPAT	20021015	16	Surfa

Details Text Image HTML



US 20020158328A1

(19) United States

(12) Patent Application Publication (10) Pub. No.: US 2002/0158328 A1
Hiramatsu et al. (43) Pub. Date: Oct. 31, 2002

(56) CERAMIC SUBSTRATE FOR SEMICONDUCTOR FABRICATING DEVICE

(52) U.S. Cl. 257/700

(76) Inventors: Yasuji Hiramatsu, Gifu (JP); Yasutaka Ito, Gifu (JP)

(57) ABSTRACT

Correspondence Address:
 OBLON SPIVAK MCCLELLAND MAIER &
 NEUSTADT PC
 FOURTH FLOOR
 1785 JEFFERSON DAVIS HIGHWAY
 ARLINGTON, VA 22202 (US)

(21) Appl. No.: 09/926,800

(22) PCT Filed: Apr. 18, 2001

(56) PCT No.: PCT/JP01/03299


(50) Foreign Application Priority Data

Apr. 24, 2000 (JP) 2000-121936

Publication Classification

(51) Int. Cl.⁷ H01L 23/053

The objective of the invention is to provide a ceramic substrate wherein even if rapid temperature rising or rapid temperature falling is conducted, no problem of cracking or warpage of the ceramic substrate occurs, wherein, in case that the ceramic substrate is a ceramic substrate constituting an electrostatic chuck, local dispersion of chuck power is eliminated, in case that the ceramic substrate is a ceramic substrate constituting a hot plate, local dispersion of temperature of a wafer treating face is eliminated, in case that the ceramic substrate is a ceramic substrate constituting a wafer prober, dispersion of applied voltage of a guard electrode or a ground electrode is eliminated and a stray capacitor or noise can be eliminated. The ceramic substrate of the present invention is a ceramic substrate provided with a conductor layer on the surface of the ceramic substrate or inside the ceramic substrate, wherein the ratio (t_1/t_2) of the average thickness of the conductor layer (t_1) to the average thickness of the ceramic substrate (t_2) is less than 0.1 and; a dispersion of the thickness of the conductor layer to the average thickness of the conductor layer is in a range of -70 to +150%.



Cannot use because of defect

Details Text Image HTML Full

DOCUMENT-IDENTIFIER: US 20010002918 A1

TITLE: Surface temperature sensor head

----- KWIC -----

Summary of Invention Paragraph - BSTX (22):

[0020] This improvement contrives to reduce the temperature fluctuation induced by the touch of the probe needles by maintaining the probe at the same temperature as the wafer. For the purpose, this improvement provides the probe with a Peltier device and a temperature sensor. The Peltier device can heat or cool the probe by alternating the directions of current flow. The temperature sensor is a thermocouple. The tip of the thermocouple is buried into the probe for sensing exact temperature of the probe. The reason why the tip is buried into the probe is that exact temperature can be measured by reducing the heat resistance between the tip and the probe.

Details Text Image HTML KWIC

	Document ID	Kind Codes	Source	Issue Date	Pages	
1	US 20020158328		US-PGPUB	20021031	28	Ceran
2	US 20010002918		US-PGPUB	20010607	15	Surfa
3	US 6507006 B1		USPAT	20030114	21	Ceran
4	US 6464393 B2		USPAT	20021015	16	Surfa

Details Text Image HTML



US 20010002918A1

(19) United States

(12) Patent Application Publication (10) Pub. No.: US 2001/0002918 A1
Tatoh (43) Pub. Date: Jun. 7, 2001

(54) SURFACE TEMPERATURE SENSOR HEAD

Publication Classification

(75) Inventor: Nobuyoshi Tatoh, Hyogo (JP)

(51) Int. Cl. H01L 35/02; G01K 7/04

(52) U.S. Cl. 374/179; 136/230

Correspondence Address:
McDERMOTT, WILL & EMERY
600 13th Street, N.W.
Washington, DC 20005-3896 (US)

(57) ABSTRACT

(73) Assignee: Sumitomo Electric Industries, Ltd.


(21) Appl. No.: 09/725,502

(22) Filed: Nov. 30, 2000

(30) Foreign Application Priority Data

Dec. 3, 1999 (JP) 34569/1999

A surface temperature sensor head including a first layer made of a material of a heat conductivity higher than 100 W/mK, a second layer having a crossing tip of a thermocouple and a brazing material and a third layer made of a material of a heat conductivity higher than 100 W/mK, the brazing material uniting the crossing tips, the first layer and the third layer. The sensor head enables a temperature probe to measure temperatures of an object non-destructively with high spatial resolution.



Can not use because of date.

Details Text Image HTML Full

One inventor is common
same assignee

US-PAT-NO: 6464393

DOCUMENT-IDENTIFIER: US 6464393 B2

TITLE: Surface temperature sensor head

----- KWIC -----

Brief Summary Text - BSTX (22):

This improvement contrives to reduce the temperature fluctuation induced by the touch of the probe needles by maintaining the probe at the same temperature as the wafer. For the purpose, this improvement provides the probe with a Peltier device and a temperature sensor. The Peltier device can heat or cool the probe by alternating the directions of current flow. The temperature sensor is a thermocouple. The tip of the thermocouple is buried into the probe for sensing exact temperature of the probe. The reason why the tip is buried into the probe is that exact temperature can be measured by reducing the heat resistance between the tip and the probe.

Details Text Image HTML KWIC

	Document ID	Kind Codes	Source	Issue Date	Pages	
1	US 20020158328		US-PGPUB	20021031	28	Ceran
2	US 20010002918		US-PGPUB	20010607	15	Surfa
3	US 6507006 B1		USPAT	20030114	21	Ceran
4	US 6464393 B2		USPAT	20021015	16	Surfa

Details Text Image HTML



(12) United States Patent
Tatoh

(10) Patent No.: US 6,464,393 B2
(45) Date of Patent: Oct. 15, 2002

(54) SURFACE TEMPERATURE SENSOR HEAD

(75) Inventor: Nobuyoshi Tatoh, Hyogo (JP)

(73) Assignee: Sumitomo Electric Industries, Ltd., Osaka (JP)

(*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 23 days.

(21) Appl. No.: 09/725,502

(22) Filed: Nov. 30, 2000

(65) Prior Publication Data

US 2001/0002918 A1 Jun. 7, 2001

(30) Foreign Application Priority Data

Dec. 3, 1999 (JP) 11-044569

(51) Int. Cl. G01K 7/00

(52) U.S. Cl. 374/179; 136/233

(53) Field of Search 374/120, 179; 136/232, 233, 236.1

References Cited

U.S. PATENT DOCUMENTS

2,846,493 A * 8/1958 Lindblad 136/236.1
2,957,213 A * 6/1961 Rall et al. 136/233
4,785,498 A * 1/1989 Germaine et al. 374/179
4,648,922 A * 7/1989 Chow 374/31

5,676,119 A * 3/1999 Ishizawa et al. 374/134
5,999,081 A * 12/1999 Hanzigawa et al. 374/208
6,311,016 B1 * 10/2001 Yanagawa et al. 392/416

FOREIGN PATENT DOCUMENTS

DE 4223440 A1 * 1/1994 374/120
DE 4223453 A1 * 1/1994 374/120
JP 52048384 A * 4/1977 374/179
JP 4-197428 7/1992
JP 4-359445 12/1992
JP 05118928 A * 5/1993 374/120
JP 7-74218 10/1991
JP 11-125565 5/1999

* cited by examiner

Primary Examiner—Diego Gutierrez


Assistant Examiner—Mirellys Jigen

(74) Attorney, Agent, or Firm—McDermott, Will & Emery

(57) ABSTRACT

A surface temperature sensor head including a first layer made of a material of a heat conductivity higher than 100 W/mK, a second layer having a crossing tip of a thermocouple and a brazing material and a third layer made of a material of a heat conductivity higher than 100 W/mK, the brazing material uniting the crossing tip, the first layer and the third layer. The sensor head enables a temperature probe to measure temperatures of an object non-destructively with high spatial resolution.

20 Claims, 7 Drawing Sheets



Details Text Image HTML

Full

US-PAT-NO: 3037064

DOCUMENT-IDENTIFIER: US 3037064 A

TITLE: Method and materials for obtaining low resistance bonds to thermoelectric bodies


----- KWIC -----

OCR Scanned Text - LPAR (2):

r T 3,037,064 U i l i t e d States Patent Office Patented May 29, 1962 2 the amount of Peltier cooling by as much as 25%. For the effect of contact resistance on maximum cooling ob- tained in Peltier devices, see FIG. 5 of chapter 8, "Evaluation n and Properties of Materials for Thermoele ctric Ap- plications," by F. D. Rosi and E. G. Ramberg, in "Thermoelectricity," edited by P. H. Egli, John Wiley and Sons, Inc., New York, 1960. It is therefor e an object of the instant invention to provide improve d methods and material s for making low re- 10 sistence electrical contacts to thermoelec tric circuit members. Another object of the invention is to provide improve d methods and material s for obtaining res tance, mechani cary strong electrica l connecti ons to thermoele ctric 15 component s. A further object of

May 29, 1962

F. D. ROSI ET AL
METHOD AND MATERIALS FOR OBTAINING LOW RESISTANCE
BONDS TO THERMOELECTRIC BODIES
Filed Dec. 12, 1960



INVENTORS
FRED D. ROSI
ROBERT A. BERNOFF
BY *Ms. Hux*
AGENT

	Document ID	Kind Codes	Source	Issue Date	Pages	
21	US 3220198 A		USOCR	19651130	7	The
22	US 3192727 A		USOCR	19650706	5	Iso
23	US 3181304 A		USOCR	19650504	3	Pel
24	US 3075031 A		USOCR	19630122	6	Leac
25	US 3037065 A		USOCR	19620529	5	Metl
26	US 3037064 A		USOCR	19620529	4	Met

Details Text Image HTML

Details Text Image HTML

Full

for
09/073953

thermoelectric members, or the auxiliary components, or the electrical contacts to the two members, will reduce the efficiency of the device. Thermoelectric devices which utilize electrical energy for environmental cooling and refrigeration by means of the Peltier effect also include two thermoelectrically com- Patented May 29, 1962 2 30 amperes at 0.1 volt. Accordingly, if any high resistance contacts are present, considerable Joulean heat will be dissipated, and the efficiency of the device will be decreased. The presence of high resistance contacts on the thermoelectric bodies has been a serious problem in the fabrication of both Seebeck and Peltier thermoelectric devices. High resistance contacts can reduce the cooling produced by Peltier devices as much as 40% below the theoretical maximum value. A contact resistance of only 10 1/4 of the sum of the resistance of the two thermoelements in a Peltier device can reduce the amount of Peltier cooling by as much as 25%. For a more complete discussion of the effect of contact resistance on maximum cooling obtained in Peltier devices, see chapter 8, "Evaluation and 15 Properties of Materials for Thermoelectric Applications," by F. D. Rosi and E. G. Ramberg, in "Thermoelectricity," edited by P. H. Egli, John Wiley and Sons, Inc., New York, 1960. It is therefore an object of the instant invention to provide improved thermoelectric devices. Another object of the invention is to provide improved methods for

May 29, 1962

E. F. HOCKINGS ET AL

3,037,065

METHOD AND MATERIALS FOR THERMOELECTRIC BODIES

Filed May 18, 1961

Fig. 1.





Fig. 2.

INVENTORS
ERIC F. HOCKINGS &
BY WALTER L. HOLARE
W.S. HILL
AGENT

Details Text Image HTML KWC

	Document ID	Kind Codes	Source	Issue Date	Pages	
20	US 3226804 A		USOCR	19660104	3	Met
21	US 3220198 A		USOCR	19651130	7	The
22	US 3192727 A		USOCR	19650706	5	Iso
23	US 3181304 A		USOCR	19650504	3	Pel
24	US 3075031 A		USOCR	19630122	6	Lea
25	US 3037065 A		USOCR	19620529	5	Met
26	US 3037064 A		USOCR	19620529	4	Met

Details Text Image HTML

Details Text Image HTML

Full